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ABSTRACT
We investigate transient currents in HfO2 dielectrics, con-
sidering their dependence on electric field, temperature and
gate stack composition. We show that transient currents remain
an issue even at very low temperatures and irrespective of the
HfO2/SiO2 bilayer properties. Finally, we assess their impact
on the reliability of precision circuit and memory applications.
INTRODUCTION
HfO2 and its silicates are considered candidates to replace
SiO2 in future microelectronics technology nodes [1], thanks
to the reduction in the static leakage current, achieved via a
larger physical thickness at the same equivalent oxide thick-
ness (EOT). On the other hand, HfO2 suffers from large tran-
sient currents, which may affect the functionality of several in-
tegrated circuits (ICs) [2]. We investigate the dependence of
transient currents in HfO2 on electric field, temperature and
gate stack composition, showing that they remain an issue even
at very low temperatures and irrespective of the HfO2/SiO2
bilayer properties. We assess the impact of transient currents
on the reliability of precision circuit and memory applications,
showing that reducing their magnitude is a fundamental step for
integration of high-k materials in advanced ICs.
EXPERIMENTAL
Table I shows the samples used in this work: p- and n-type,
2 - 5 Q cm Si (100) wafers were used as substrates. HfO2
films were deposited by ALD (combining HfCl4 and H20 at
375°C) with different thickness thk. For sample D, an SiO2
layer with thickness t0, was grown by RTO before HfO2 de-
position, whereas in samples A, B and C an ultra-thin inter-
facial chemical SiO2 layer was formed over the silicon sub-
strate. From CV analyses including quantum-mechanical (QM)
effects, we determined t0, = 0.87 nm for these samples and
Ehk 18. Samples E and F are RTO SiO2 reference devices.
Al gates were patterned to obtain capacitors with area ranging
from 0.16 x 10-4 to 16 x 10-4 cm2.
Transient currents were investigated according to the follow-
ing procedure: a charge pulse (with amplitude VG and duration
Sample thk inmi t,, [nm] EOT [nm]
A 5 0.87 1.97
B 7 0.87 2.41
C 13 0.87 3.73
D 5 1.8 2.90
E 0 1.9 1.9
F 0 3.7 3.7
Table 1: Samples considered in this work. thkC and t,,, are the HfO2
and the SiO2 thicknesses respectively.
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Figure 1: Discharge transients measured at 300 and 75 K on sample
A after positive VG charge. In the inset the stationary gate current J,
(at VG 1 V) is shown as a function of l/kBT.
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Figure 2: Jd at 20 s as a function of the electric fi eld in the Sio2 layer
during the charge phase. Results for samples with different HfO2/SiO2
stack compositions are shown.
tON) is applied to the gate of the capacitor, then measuring the
gate current Jd flowing after VG is brought back to zero (dis-
charge current) [3]. As reported in Fig. 1 (sample A), such
currents are slowly decreasing with time, following a t-1.02
power-law dependence, and change with the amplitude of the
gate pulse during the charge phase. Dielectric polarization re-
laxation (DPR) [4] and charge (de)trapping (CDT) [3] are the
possible origins of these slowly decreasing currents.
TRANSIENT CURRENTS ANALYSIS
Irrespective of the physical mechanism at the origin of tran-
sient currents, we are here interested in an assessment of their
main dependences, to investigate their impact on circuit relia-
bility. To this aim, we explored the temperature dependence
of Jd, comparing results obtained at 300 and 75 K (Fig. 1). A
small reduction of Jd is found (by nearly a factor 4), showing
that transient effects play a role even at very low temperatures.
Moreover, in the inset of Fig. 1 we reported the temperature
dependence of the static leakage current flowing through the
capacitor when a gate bias of 1 V is applied at the gate, show-
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Figure 3: Discharge current at 16 s as a function of the charging time.
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Figure 4: Discharge dynamics at short times after the charge phase.
ing a much larger decrease in the same temperature range and
revealing that transient currents do not depend on the stationary
current flowing through the dielectric stack. The dependence of
Jd on stack composition was also investigated: Fig. 2 shows Jd
at a fixed time t = 20 s as a function of the field FC (from
CV analyses with QM effects) applied to the SiO2 layer during
the charge phase, for samples A and C (same t0,, different thk).
Data are shown for positive and negative polarities, demonstrat-
ing that the gate leakage does not depend on the HfO2 thickness
but only on the applied FC and its polarity. In Fig. 2, results for
sample D are also shown: from the comparison against sample
A (different t0,, same thk) we infer that if the interfacial ox-
ide is optimized (by proper temperature annealings to improve
the HfO2/SiO2 interface quality), Jd becomes also nearly inde-
pendent of the stack composition. Further insight is obtained
comparing samples A and F (HfO2 vs. SiO2): for the same Al
gate, Jd is much smaller (8 times) for the SiO2 sample.
IMPACT ON IC RELIABILITY
To investigate the impact of transient effects on circuit and
memory applications, we first studied the timescale depen-
dence of transient currents (previously evaluated in the hun-
dreds of seconds range), assessing the dependence of Jd on
tON (Fig. 3): a weak dependence is found (Jd t" and
to3 for HfO2 and SiO2 samples, respectively), demonstrating
that even short charging pulses cannot avoid the presence of
these currents. In Fig. 4 we show that the 1/t time dependence
of Jd is still present down to the pms range, with no saturating
behavior appearing, meaning that Jd will be an issue even in
the short time scale. The effects of these currents were studied
on a charge-redistribution ADC, where the voltage at the input
of the comparator changes during the conversion phase as a re-
sult of the integration of the transient currents on the capacitor
plates [5]. In Fig. 5 we assumed that the ADC input voltage is
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Figure 5: Voltage drift at the input of the comparator in a charge
redistribution ADC converting a zero after the input has been kept at
full scale for a long time. Dashed lines are the LSB.
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Figure 6: VT shift during data retention for a Flash memory cell using
the HfO2/SiO2 bilayer (sample C) as tunnel dielectric. The interpoly
thickness was assumed 10 nm with aG = 0.6.
reset to 0 V after it has been kept at a voltage equal to the full-
scale range for a long time: the effect at the comparator input
is shown as a function of the duration of the sample phase for
a conversion time of 100 ns, making clear that HfO2 dielectrics
may strongly affect the accuracy of the conversion process for
large bit number and low sampling times. In Fig. 6 we consid-
ered the application of HfO2 in the tunnel dielectric of a Flash
memory cell [6]: the drift of the programmed VT in the time
interval from 1 s to 3 x 104 s calculated using data from our
samples is shown for different electric fields in the SiO2 layer
during program. The results show that transient effects can give
rise to significant instability of cell state during data retention,
particularly detrimental in multi-bit storage.
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